Synthesis of On-Chip Interconnection Structures: From Point-To-Point Links to Networks-on-Chip

Alessandro Pinto, †Luca P. Carloni, and Alberto Sangiovanni-Vincentelli
University of California at Berkeley †Columbia University in the City of New York

{apinto, alberto}@eecs.berkeley.edu luca@cs.columbia.edu

ABSTRACT
Packet-switched networks-on-chip (NOC) have been advocated as the solution to the challenge of organizing efficient and reliable communication structures among the components of a system-on-chip (SOC). A critical issue in designing a NOC is to determine its topology given the set of point-to-point communication requirements among these components. We present a novel approach to on-chip communication synthesis that is based on the iterative combination of two efficient computational steps: (1) an application of the $k$-Median algorithm to coarsely determine the global communication structure (which may turned out not be a network after all), and a (2) a variation of the shortest-path algorithm in order to finely tune the data flows on the communication channels. The application of our method to case studies taken from the literature shows that we can automatically synthesize optimal NOC topologies for multi-core on-chip processors and it offers new insights on why NOC are not necessarily a value proposition for some classes of application-specific SOCs.

1. INTRODUCTION
Several researchers have advocated the design of packet-switched NOC to organize efficiently and reliably the global communication on chips designed with nanometer technologies (see Section 2). Designers in the academia have already fabricated chips with examples of NOCs. The MIT Raw chip contains a direct on-chip network implementation to connect a fully programmable SOC consisting of an array of identical computational tiles with local storage. Full programmability means that the compiler can program both the function of each tile and the interconnections among them [29]. Also, two distinct chips that were built at KAIST present NOCs that are based respectively on a one-level flat star topology [22] and two-level hierarchical star topology [21]. On the other hand, the fact that to date there are not many fabricated industrial chips featuring a packet-switched NOC is perhaps a sign that in terms of design application and technology processes, we may have not reached yet the point where such concept is a value proposition. In our intent, the present paper offers a contribution to understand better why this may be the case.

It is a fact that sometime in the NOC literature papers the characteristic of on-chip communication are not taken properly in the account while researchers focus on optimizing quality-of-service (QoS) parameters for on-chip (micro)networks with methods that are typical of traditional computer (macro-)networks. Instead, it is important to consider

the following facts:

• with nanometer technologies corner-to-corner on-chip transmission requires multiple clock cycles of latency [7, 14]; in fact, for a given technology process and a chosen transmission frequency, on-chip communication is limited by the critical sequential distance of the metal layer, i.e. the maximum distance that a signal can travel in an interconnect that has been optimally sized and optimally buffered uniformly within a single clock period [27];

• with nanometer technologies bandwidth is not an issue for on-chip communication: the availability of tens of thousands of track per chip edge guarantees a bandwidth per signal in the order of gigabytes and a global on-chip bandwidth in the order of terabytes [7];

• data buffering and routing is more expensive than for macro-networks both in terms of area and power (in fact, the area of a NOC router is dominated by buffer space [8]), a fact that should be carefully considered while deciding to build a packet-switched network instead of relying on more traditional communication schemes based on point-to-point channels.

Fortunately, some of these characteristics match well the fact that SOC design is mainly an average-case, throughput-driven design, and not a worst-case latency-driven design [23].

In the present work we rely on careful physical models of the network components (wire, repeaters, switches) recently proposed in the literature (Section 3) and we use them to derive an abstraction of the NOC cost metrics that we use to define formally the on-chip communication synthesis problem (Section 4). This is a combinatorial optimization problem where the inputs are a set of point-to-point communication requirements between SOC components. Each requirements is expressed in terms of distance (based on the relative position of the components ports) and data bandwidth. The optimality criterion for the problem is defined as a cost function that combines the energy spent in communicating and buffering/routing data. The solution of this computationally-hard problem is obtained through an heuristic that combines two efficient computational steps: (1) an application of the $k$-Median algorithm to coarsely determine the global communication structure (which may turned out not be a network after all), and a (2) a variation of the shortest-path algorithm in order to finely tune the data flows on the communication channels. The final result is an optimal communication scheme for the given
requirements that may or may not end up being a NOC. Notice that we focus on the critical step of synthesizing the topology of the communication network, because we think that the choice of the packet-routing protocol is somewhat secondary (in any case for NOC most researchers argue for wormhole or flit-reservation flow-control techniques).

Many researchers have been arguing that NOC are likely to replace bus-based communication, which does not scale well, because they have higher bandwidth and support multiple concurrent communications. A question that has remained largely unaddressed is whether NOC will replace traditional point-to-point communication lines. In Section 6 we show that for application-specific designs this seems unlikely, while NOC may represent an interesting solution for multi-core general-purpose processors. However, the choice of the NOC topology in this case is strongly dependent on the characteristics of the chosen technology process and a delicate balance of power/performance tradeoffs. These results may help explain the relatively small number of commercial chips that have embraced the NOC paradigm to date.

2. RELATED WORK

Hemani et al. were among the first to propose the idea of a packet-switched NOC as part of a design methodology aimed to cope with the complexity of the billion-transistor SOCs of the future [11]. At DAC’01 Dally and Towles argued the various benefits of designing an on-chip packet-switched network as a shared resource for global communication instead of using conventional circuits connected via the dedicated wires that are automatically routed by CAD tools [8]. In particular, they advocated that such micro-networks should be built with the top-level metal layers and carefully tuning their electrical parameters. In turn this would enable the use of high-performance circuits (e.g., based on pulsed on-chip current-mode signalling [18]) that result in significantly lower power dissipation, higher propagation velocity, and higher bandwidth than what traditional interconnect can achieve. In a IEEE Computer paper, Benini and De Micheli postulated that “the layered design of reconfigurable micronetworks, which exploits the methods and tools used for general networks, can best achieve efficient communication on SOCs” [3]. They clarified that, differently from macroscopic networks that emphasize general-purpose communication and modularity, SOC developers can design the network fabric on silicon from scratch, thereby tailoring the NOC to the target class of applications (design-time specialization) [3].

Over the last four years several research groups have proposed various NOC design methodologies [9, 12, 17, 32]. In particular, NetChip [4] is a complete design flow that starts from a high-level application specification, derives an optimized NOC configuration with respect to different design objectives, and instantiates the selected application-specific on-chip micro-network. The synthesis is partitioned into major steps (topology mapping, selection, and generation) and relies on a library of pre-designed topologies (mesh, torus, hypercube, butterfly,…). The design flow combines CAD tools (SUNMAP [24], xpipesCompiler [16]) leveraging the flexibility of xpipes [6], a library of reusable and scalable components (interfaces, switches, links) that are design-time tunable.

Instead of seeking an application-specific NOC, other researchers have focused on mapping the application on a programmable multi-core architecture. Hu and Marinescu [15] assumed to have given (1) a 2-D mesh NOC and (2) an application characterization graph (APCG) representing the interaction of the functional blocks for the desired application and focused on the solution of two problems (mapping and routing) to implement the APCG on the NOC with optimal energy and performance. Lahiri et al. also addressed the problem of mapping a system’s communication requirements to a regular communication architecture, but they specialized on network topologies consisting of collections of channels (point-to-point links or shared buses) interconnected by bridges [20].

In [25] Pinto et al. proposed an algorithm for the automatic synthesis of a communication architecture among a set of computational blocks once their relative positions and required pairwise communication bandwidth is provided. However, their results are limited to the synthesis of bus-based topologies. Further, since the original algorithm is computationally very expensive, they proposed an heuristic that splits the optimization problem into two steps: clustering of constraints and cluster implementation [26]. Srinivasan et al., proposed an LP-based approach for the synthesis of application-specific NOCs that does not assume an existing interconnection scheme [28]. However, this approach considers only the router architecture and, as many others before, neglects the advantages that traditional point-to-point connections implemented by VLSI wires offer in terms of bandwidth and power.

As far as we know the present paper is the first one to present a method for the hierarchical synthesis of NOC topologies that (1) does not rely on mapping onto pre-designed regular communication fabrics (but it synthesizes them!) and (2) accounts for the peculiar technology characteristics of on-chip communication.

3. MODELING ON-CHIP COMMUNICATION

We present here the physical model for wires and routers, i.e. the “building blocks” of our on-chip communication structures.

Wires. It is well-known that, while the on-chip propagation delay increases proportionally to the square of the interconnection length because both capacitance and resistance increase linearly with length, designers can insert an optimal number of optimally sized repeaters in order to divide the interconnect wire into smaller subsections, thereby making the delay linear with its length [2]. Figure 1 shows the classic first-order RC model of a repeated wire [2, 14, 13] where $R_L$ is the driving repeater resistance, $w$ is the width of the repeater NMOS transistor normalized by the minimum technology width, $\beta$ is the PMOS-to-NMOS sizing ratio, $C_{d}$ and $C_{g}$ are diffusion and gate capacitance per unit width, $R_w$ and

![Figure 1: First-order RC model of a wire [13].](image-url)
$C_w$ are wire resistance and capacitance per unit length, and $l_{sg}$ is the length of the repeated segment. This first order model leads to a delay of the wire segment $l_{sg}$ equal to

$$d = 0.5 \left( \frac{R_d}{w} [w(\beta+1)(C_d+C_g)+l_{sg}C_w]+l_{sg}^2 \frac{R_w+C_w}{2} + l_{sg} R_w w(\beta+1)C_g] \right)$$

For a given technology process and a chosen metal layer, there exists a minimum length $l_{sg}$ (critical repeater length) beyond which inserting an optimal-sized repeater makes the interconnect delay smaller than that of the corresponding un-repeated wire [27]. The delay $d$ of a critical repeater length is sometime referred to as critical delay. Figure 1 shows also the minimum-sized flip-flops that are used to drive and sample the signal on the wire. These flip-flops are separated by a stage length $l_{st}$. Therefore, one can define the critical sequential length as the maximum distance that a signal can travel in an interconnect that has been optimally sized and optimally buffered uniformly within a single clock period $T$, whose duration is determined by the particular technology process [27]. In fact, the technology process sets a lower bound on $T$, while designers can trade-off the duration of $T$ with the length of $l_{st}$, based on the following relation:

$$l_{st} = \frac{T}{d} l_{sg} \quad (1)$$

Saxena et al. have shown how, under the assumption of classic $0.7 \times$ scaling theory, both the critical repeater and sequential lengths decrease with process scaling (at approximated rates of $0.57 \times$ and $0.43 \times$ per generation respectively) and that the percentage of wires requiring clocked repeaters continues to grow. As predicted by several other researchers, wire pipelining will become pervasive in nanometer technologies making on-chip global communication require an increasing number of clock cycles.

For instances, Heo and Asanovic calculated that using a clock period of 500ps with a 70nm technology the critical sequential length $l_{st}$ varies between 2.10mm and 8.85mm depending on the wire metal layer [13]. Similarly, Kumar et al. considered a 65nm process with 4 metal layers in the 1X plane and 2 layers in each of the 2X, 4X, and 8X planes, and, for transmission clock frequency of 2.5GHz at 1.1V, reported the following values of $l_{st}$: 1.5mm for 1X, 3.0mm for 2X, 5.0mm for 4X, and 8.0mm for 8X [19]. Notice that these clock frequencies are not very aggressive for such processes leaving room for designers to increase them as long as they are willing to tolerate smaller value of $l_{st}$ and, consequently, higher point-to-point communication latencies in terms of clock cycles. In fact, this is trade-off is likely as designers are typically forced to trade-off latency for bandwidth.

The power dissipated by a line of length $l$ composed of $n$ stages $l_{st}$, running at frequency $f$ with an activity factor $\rho$ is [13]:

$$P = \frac{1}{2} \rho q \left(V_{dd}^2 \left(1+\frac{3}{2}q\right)C_u L+n C_f j + V_{dd}^{1+q} \left[ k_{rcap} \left(\frac{3}{2}q\right)C_u L+n k_{ff} C_f j \right] \right)$$

where $q$ is the ratio of the repeater gate cap and wire cap within a wire segment, $C_f j$ is the flip-flop capacitance and $k_{rcap}$ and $k_{ff}$ are leakage power coefficients for repeaters and flip-flops respectively. The first term of the equation is the switching power component and the latter is the leakage.

1 In this paper, we assume traditional on-chip signalling while we leave the extension of our approach to more advance circuit techniques [18] for future work.

**Routers.** The task of a router (Figure 2) in a packet-switched network is to receive data streams, or commodities, form input ports $i_1, \ldots, i_n$, and switch them to the output ports $o_1, \ldots, o_m$. A packet arriving at an input port is temporarily stored in a local memory. The local storage is represented by the set of queues $F_i$ in Figure 2. The head of queue packets are sent to the output ports depending on the content of a routing table. If more that one packet must be sent to the same output port, a scheduler decides which one goes first depending on their priority.

The area of a NOC router is dominated by the buffer space [8] but the total area overhead of the NOC with respect to the whole SOC is estimated to be minor (about 6.6% in [8]). Assuming that buffering queues, cross-bar switch, and scheduler run at the same clock frequency, the power dissipated by a router is [15, 31]:

$$P_{router} = P_{buffer} + P_{switch} + P_{scheduler}$$

To model the router power dissipation we rely on the results of the Orion project [10], which demonstrated that this is linear in the packet injection rate, i.e. in the channel communication bandwidth [31]. The reason is that the contribution of the input queues and crossbar switches are dominant.

**Network Cost Metrics.** Our virtual communication library is composed of two elements: communication links and routers/repeaters. The modeling of their cost and performance is the result of a careful abstraction of their implementations on silicon and, particularly, accounts for parameters that are becoming increasingly important with nanometer technologies like the critical sequential length and leakage power.

Let $G(V,E,\omega,\pi)$ be a graph denoting a network. The set of vertices is $V$ is partitioned in the set of sources $S$, destinations $D$ and routers $R$. For each pair $(s,d) \in S \times D$, let $b(s,d)$ be the amount of $(s,d)$-commodity that must be routed in the network $G$. The function $\omega : E \times S \times D \rightarrow \mathbb{R}_+$ associates to each edge $e \in E$ and each $(s,d)$-commodity, a positive value representing the amount of that commodity that flows through $e$. The function $\pi : V \rightarrow \mathbb{R}_+$ associates to each node a position in the Euclidean plane. Also, let $w : E \rightarrow \mathbb{R}_+$ be the aggregate data flow function defined by $\forall e \in E, w(e) = \sum_{(s,d) \in S \times D} \omega(e, (s,d))$.

An edge $e = (u,v)$ in $G$ is the abstraction of an on-chip communication link (which ultimately corresponds to a bundle of wires). The cost of such a link depends on the distance that it spans and on the number of data bits flowing through it in the unit time. In particular, we consider
two contributions to the total edge cost: a dynamic cost and a static cost. For the dynamic cost, we consider as a metric the power delay product, that is proportional to the aggregate flow times the length squared. For the static cost, we consider as a metric the leakage power that is proportional to the edge length. The total cost of an edge $e = (u, v)$ is $C_e(u, v) = C_{e, d}(u, v) + C_{e, s}(u, v)$ where $C_{e, d} \propto w(e) ||\pi(u) - \pi(v)||^2$ and $C_{e, s} \propto ||\pi(u) - \pi(v)||^2$. Notice that the static cost should be considered only if an edge is installed.

A node $r \in R$ in $G$ is the abstraction of an on-chip router/repeater. Its cost is dominated by the storage cost of packets into queues that is proportional to the total input flow: $C_v(r) \propto \sum_{u, r} \in E w(u, r)$.

The total cost of a given network, is the sum of the cost of edges plus routers:

$$C(G) = \sum_{u, v} \in E (aw(e) + b) \cdot ||\pi(u) - \pi(v)||^2 + c \sum_{r \in R} \sum_{u, v} w(u, r)$$  \hspace{1cm} (2)

where $a$ is the cost of carrying a unit of data through a wire of unit length and $c$ is the cost of storing a unit of data in a router/repeater. Normalizing both terms in this equation by $a$ we obtain the objective function for the optimization problem formulated in the next section:

$$C(G) = \sum_{u, v} \in E (w(e) + \alpha) \cdot ||\pi(u) - \pi(v)||^2 + \lambda \sum_{r \in R} \sum_{u, v} w(u, r)$$  \hspace{1cm} (3)

where $\alpha = b/a$ and $\lambda = c/a$. These two parameters have a straightforward interpretation and play an important role in trading-off different network implementation: $\lambda$ is the relative cost of storing one bit of data with respect to moving it from one point to another of the chip while $\alpha$ is the relative cost of leakage versus dynamic power for a unit wire.

4. ON-CHIP COMMUNICATION SYNTHESIS

Networking is about sharing media. Consider an ideal case where installing wires does not cost anything and, moreover, the cost of a wire is linear in the throughput. For this special case, a shared wire has the same cost as two wires carrying half its throughput. Consequently, in the case of linear cost, the optimal solution is always a collection of point-to-point channels. Sharing wires is advantageous only if their cost is a concave function of the throughput which also subsume the case of installation cost (fixed-channel networks).

The on-chip communication synthesis problem can be formulated as a mixed-integer linear programming (MILP) problem. We introduce the auxiliary binary variables $z_{e}$ such that $z_{e} = 1$ if $w(e) > 0$ and $z_{e} = 0$ if $w(e) = 0$; also, for an edge $e = (u, v)$ let $\delta(e) = \lfloor||\pi(u) - \pi(v)||^2\rfloor$.

\begin{align*}
\text{min} & \sum_{e = (u, v)} \in E w(e) b(e) + \alpha \sum_{e = (u, v)} \in E' z_{e}\delta(e) + \lambda \sum_{r \in R} \sum_{u, v} w(u, r) \\
\text{s.t.} & \forall e = (s, d) \in E \sum_{(s, j, d) \in E} w(s, j, d) = b(s, d) \hspace{1cm} (4) \\
& \forall d \in D \sum_{(s, d) \in E} w(s, d, d) = b(s, d) \\
& \forall r \in R \sum_{(r, j) \in E} w(r, j, d) = \delta(r, j) \\
& \forall e \in E w(e) \leq U_{e} \\
& \forall e \in E \forall c \in [0, 1] \\
& \forall e = (s, d) \in E \sum_{(s, j, d) \in E} b(s, d) 
\end{align*}

Where $U = \sum_{(s, d) \in E} b(s, d)$. The uncapacitated fixed-charge network problem, that is NP-Hard, can be reduced to our problem that is, therefore, at least as hard. In Section 5 we explain why using an MILP solver is not a viable solution. The cost function is the one discussed above. Equation (4) captures the flow conservation constraints while Equation (5) forces the flows to be different from zero only if an edge is installed.

5. TWO-STEP HEURISTIC ALGORITHM

Consider a chip whose vertical and horizontal dimensions are $h$ and $w$ respectively. First, we define a graph $G$ on which we perform an optimization in terms of node positions and data flow routing $\omega$. Nodes in such graph correspond to either switching points or clocked repeaters that are used to pipeline a signal travelling a distance larger than $l_{st}$. We build the graph $G$ by sampling the two chip dimensions $h$ and $w$ with a spacing $\sigma$. The total number of routers or clocked repeaters is $|R| = \lfloor h/\sigma \rfloor \lfloor w/\sigma \rfloor$.

Using an MILP solver to implement the optimal on-chip network is not a viable solution. The reason is that the number of variables of the optimization problem is $|E|(1 + |S| + |D|)$ where $|E|$ is of the order of $|S| + |D| + |R|^2$. For $h = w = 20mm$, $\sigma = 1.5mm$ and $|S| = |D| = 16$ the number of variables exceeds 2 millions, a complexity that no solver can handle. Hence, we solve the problem by dividing the synthesis flow in two steps: optimal assignment of source and destination nodes to extra nodes (e.g. routers) and optimal routing. Both sub-problems are NP-Hard: the optimal assignment is the k-Median problem [30], while the optimal routing in presence of installation cost is the fixed-charge capacitated multi-commodity flow network optimization problem. Algorithm 1 shows the pseudocode of our synthesis algorithm.

Algorithm 1

Require: $p = (h, w, \sigma, \lambda, d, k, \alpha)$
$\text{network synthesis}(S, D, \pi, \sigma, h, k, p)$
$R \leftarrow \text{grid}(h, w, \sigma, \lambda)$
$C \leftarrow S \cup D : F \leftarrow R$
$\Phi \leftarrow k\text{-median} (F, C, \pi)$
$G' \leftarrow \text{routing graph}(F, C, \Phi)$
$\text{routes} \leftarrow \text{optimal routing}(G', S, D, \Phi, \pi)$

Let $p = (h, w, \sigma, \lambda, \pi, \alpha)$ be the tuple containing the parameters defined above. The first step is to determine the set of routers $R$ by superimposing a grid on the chip area whose granularity is determined by the spacing parameter $\sigma$. Then, an instance of the k-Median problem is solved where the cities are the set of sources and destinations and the facilities are the set of routers. Notice that the function $\pi$ is used by the algorithm to determine connection costs. The k-Median problem can be stated as follows. Let $G$ be a bipartite graph with bipartition $(F, C)$ of its vertices, where $F$ is a set of facilities and $C$ a set of cities and let $k$ be the maximum number of facilities that are allowed to be opened. Let $c_{ij}$ be the cost of connecting city $j$ to (opened) facility $i$. The problem is to find a subset of facilities $I \subseteq F$, $|I| \leq k$ and an assignment $\Phi : C \rightarrow I$ of cities to facilities in $I$ such that the total connection cost is minimized. We use the approximation algorithm given in [30]. The running time of such algorithm is $O(m \log m + \log(n))$ where $n = |F| + |C|$, $m = |F||C|$ and $L = \log(\max(c_{i,j})/\min(c_{i,j}))$ (where in our case $m \approx |S| + |D| \log h/\sigma^2$).

Our second step is the optimal routing between sources and destinations. Algorithm 2 shows the pseudocode that
Algorithm 2

\begin{algorithm}
\textbf{opt\_routing}(G', S, D, b, π, p, l_st, λ, α)  
b' ← \text{sort}(b)  
w(c) ← 0, \forall c ∈ E'  
\textbf{for} all \ (s, d)-commodity in the order b'  
\textbf{do}  
\textbf{routes}(s, d) ← \text{shortest}\_\text{path}\,(G', s, d, b' (s, d), π, p, l_st, λ, α, w)  
w ← \text{flow\_update}(\text{routes}(s, d), b')  
\textbf{end for}
\end{algorithm}

The constraint must be routed on a simple path because a cycle would obviously increase the network cost and flow splitting would also increase the cost since the edge cost function is concave in the bandwidth. In other words, given a path that carries a single commodity \((s, d)\), the ratio between dynamic and static power is \(b(s, d)/\alpha\), which means that the installation cost is worthier for higher throughput constraints. For this reason we sort all \((s, d)\)-commodities in decreasing order. For each commodity in this order, we route it using a modified version of shortest path where the edge relaxation is done in the following way. Given an edge \(e = (u, v)\) and the current commodity \(b'(s, d)\), if \(w(e) > 0\) then \(d(u, v) = d(u) + b'(s, d)\delta(u, v) + \lambda\) otherwise \(d(u, v) = d(u) + b'(s, d)\delta(u, v) + \lambda + \alpha\delta(u, v)\). If \(d(v) > d(u) + b'(s, d)\delta(u, v)\) then set \(d(v) = d(u) + b'(s, d)\delta(u, v)\) and let \(u\) be the predecessor of \(v\). Edges are selected only if their length is smaller that \(l_{st}\). The complexity of \text{opt\_routing} is \(O(|S × D|(|S| + |D| + |R|)^2)\).

6. EXPERIMENTAL RESULTS

We present the application of our synthesis flow to two paradigmatic case studies of SOC design: (1) a chip-multiprocessor (CMP) with 16 cores similar to the ones discussed in [13, 15, 19] and (2) the Video Object Plane Decoder (VOPD), an application-specific SOC for which various possible NOCs are analyzed in [4]. For both cases, we assume to implement the design using a 65nm technology process, similar to those discussed in [13, 19, 27].

Determining the critical sequential length. According to Equation 1, the choice of the transmission clock frequency determines the value of the critical sequential length \(l_{st}\). This choice is an input parameter in our CAD tool because, as discussed in Section 3, designers may want to trade-off latency for bandwidth. In fact, as done for low-power circuit design [5], additional pipelining can be applied to a wire beyond what is necessary to span a certain distance \(L\) in order to recover extra times slack that can be used to scaled down (statically) the supply voltage. This leads to obtain a quadratic reduction in active power and also a super-linear reduction in leakage power (as leakage current has a strong dependency on drain voltage in nanoscale processes) [13]. For the examples discussed next we have chosen two values of \(l_{st}\) equal respectively to 2.5mm and 5mm. Notice that in building the on-chip communication structure we limit ourselves to consider only intermediate metal layers sharing the same value of \(l_{st}\).

\textsuperscript{2}This assumption is not very restrictive considering that typically (1) intermediate layers have the same, or very similar, physical structure and (2) the lower metal layers are used to interconnect the logic on the functional blocks while the top metal layers are dedicated to distribute clock signals, supply voltage and ground planes. Still, in future work we plan to extend our approach to multiple heterogeneous metal layers that are likely become common in more aggressive technology processes.
Results for the On-Chip Multiprocessor. For the chip-multiprocessor (CMP) with 16 homogeneous cores we assumed: a placement based on a regular $4 \times 4$ grid topology, a chip size of $20 \times 20mm$, and that each processor communicates with every other processor at the compound rate of $2GB/s$. Figures 7 and 8 illustrate the results in terms of total network costs values as we sweep $k$ in the range $[2, 16]$ with $l_{st} = 5mm$ and $l_{st} = 2.5mm$ respectively. It is clear that to halve $l_{st}$ (i.e. we double the amount of wire pipelining) decreases the cost contribution due to line communication (on average by 50%) while it increases the one due to switching (on average by 50%). However, the saving in power consumption gained by the wires dominates the more expensive switching activity leading to a net saving in the total cost.

These facts translate into the optimal solution of Fig 9 (a pipelined ring) for $k = 4$ when $l_{st} = 5mm$ and the one of Fig. 12 (a regular mesh) for $k = 16$ when $l_{st} = 2.5mm$. For comparison consider the alternative suboptimal solution of Fig. 10 for $k = 16$ when $l_{st} = 5mm$ and Fig. 11 for $k = 4$ when $l_{st} = 2.5mm$.

We emphasize that all these network topologies are generated automatically by our tool and that, differently from other approaches, we don’t complete a mapping onto a library of pre-designed topologies (meshes, tori, butterflies,...).

7. CONCLUDING REMARKS

We presented a tool for the automatic synthesis of on-chip micro-network topologies. Given the complexity of the problem that is in general $NP$-Hard, we separate it in optimal network access allocation (e.g. k-median) and optimal routing. We selected efficient algorithms to solve both steps. Our optimization takes into account parameters that are directly connected to the physical implementation of on-chip networks. In particular we consider both dynamic and static power consumption of wires, trade-off between communication and switching power, as well as the role played by the critical sequential length.

We evaluated our algorithms on two examples: the VOPD decoder and a 16 cores On-Chip Multiprocessor. In the first case, we identified as best solution a point-to-point implementation. In the second case the optimal topology depends on the value of the critical sequential length and varies from a ring to a mesh.

8. REFERENCES

Figure 8: Network implementation costs as function of $k$ parameter for 16-core processor ($l_{st} = 5\, mm$).

Figure 9: NOC for 16-core processor ($k = 4$, $l_{st} = 5\, mm$).

Figure 10: NOC for 16-core processor ($k = 16$, $l_{st} = 5\, mm$).


